

(21) Application No 9910819.3

(22) Date of Filing 14.05.1996

Date Lodged 10.05.1999

(30) Priority Data

(31) 08442801 (32) 17.05.1995 (33) US

(62) Divided from Application No 9610050.8 under Section 15(4) of the Patents Act 1977

(51) INT CL⁶
H03K 19/177

(52) UK CL (Edition Q)
G4H HU H13D H14B H14D

(56) Documents Cited
None

(58) Field of Search
UK CL (Edition Q) G4H HU
INT CL⁶ H03K

(71) Applicant(s)

Altera Corporation
(Incorporated in USA - California)
2610 Orchard Parkway, Sunnyvale, San Jose,
California 95134-2020, United States of America

(72) cont

Richard Shaw Terrill
Rina Raman
Robert Richard Noel Bielby

(72) Inventor(s)

Richard G Cliff
Srinivas T Reddy
Kerry Veenstra
Andreas Papaliolios
Chiakang Sung

(74) Agent and/or Address for Service

Withers & Rogers
Goldings House, 2 Hays Lane, LONDON, SE1 2HW,
United Kingdom

(54) Abstract Title

Programming programmable logic array devices

(57) Programmable logic array devices are programmed from programming devices in networks that facilitate programming any number of such logic devices with programs of any size or complexity. The source of programming data and control may be a microprocessor or one or more serial EPROMs, one EPROM being equipped with a clock circuit. Programming data streams D0, D1, D2 are shifted into respective sections of a register 20' which then loads a register 30' which supplies programmable registers 40 associated with programmable logic 50. A clock circuit with a programmably variable speed may be provided to facilitate programming logic devices with different speed characteristics. The programming protocol may include an acknowledgement from the logic device(s) to the programming data source after each programming data transmission so that the source can automatically transmit programming data at the speed at which the logic device is able to accept that data.




FIG.3





FIG. 1

FIG. 2








FIG. 5




FIG. 6




FIG. 7




FIG. 8





FIG. 9

FIG. 10






FIG. 11

TECHNIQUES FOR PROGRAMMING
PROGRAMMABLE LOGIC ARRAY DEVICES

Background of the Invention

5 This invention relates to programmable logic array devices, and more particularly to techniques for programming such devices.

Illustrative programmable logic array devices requiring programming are shown in Cliff U.S. patent 5,237,219 and
10 Cliff et al. U.S. patent 5,434,514. Typically such devices are "programmed" in order to set them up to thereafter perform desired logic functions. In other words, the programming determines what logic functions the device will perform. The present
15 invention is particularly of interest in connection with programming programmable logic array devices whose programming memory elements are volatile and reprogrammable. For example, such devices typically require reprogramming each time their power supplies
20 are turned on (from having been off). Such devices may also require reprogramming whenever it is desired to change the logic functions they perform, which may occur during certain normal uses of the devices. Because such programming (or reprogramming) may have to
25 be performed relatively frequently, and because the logic devices are generally not usable during

programming, it is important to have rapid and efficient programming techniques.

Programmable logic array devices are often designed to be "general purpose" devices. In other words, the programmable logic device is made without any particular end use in mind. It is intended that the customer will use the number of such devices that is appropriate to the customer's application, and that the customer will program those devices in the manner required to enable them to perform the logic required in the customer's application. Because the size and complexity of various customer applications may vary considerably, it would be desirable to have programming techniques that are modular and lend themselves to programming different numbers of devices with programs of different sizes.

In view of the foregoing, it is an object of this invention to provide improved techniques for programming programmable logic array devices.

It is another object of this invention to provide more rapid techniques for programming programmable logic array devices.

It is still another object of this invention to provide programmable logic array device programming techniques which lend themselves to programming any number of such devices with programs of any size or complexity.

Although the invention is

Summary of the Invention

These and other objects of the invention are accomplished in accordance with the principles of the invention by providing programmable logic array devices which can be programmed one after another in any number from programming devices such as serial erasable programmable read only memories ("serial EPROMs"). Any

number of such programming devices can be connected to operate serially. Thus any number of logic devices can be programmed from any number of programming devices, making the programming technique highly modular and
5 capable of performing programming tasks of any size and complexity. The logic devices may be equipped with programming register configurations that allow the logic device to receive several programming data
10 streams in parallel, thereby speeding up the transfer of programming data from the programming device(s) to the logic device(s). A programming device may be equipped with a clock signal generating circuit whose operating speed is programmably variable, thereby
15 enabling the programming device(s) to be used to program logic device(s) having different clock rate requirements. Various communications protocols may be used between the programming devices and the logic devices.

Further features of the invention, its nature
20 and various advantages will be more apparent from the accompanying drawings and the following detailed description of the preferred embodiments.

Brief Description of the Drawings

FIG. 1 is a simplified schematic block
25 diagram of portions of an illustrative programmable logic array device requiring programming in accordance with this invention.

FIG. 2 is a simplified schematic block
30 diagram of a network of logic devices (each of which can be of the type shown in FIG. 1) and programming data and control source devices in accordance with a first illustrative embodiment of this invention.

FIG. 3 is a simplified block diagram of portions of an alternative programmable logic device in accordance with this invention.

FIG. 4 shows how the network of FIG. 2 can be modified in accordance with this invention to program devices of the type shown in FIG. 3.

FIG. 5 shows illustrative signals in networks of the types shown in FIGS. 2 and 4.

FIG. 6 shows other illustrative signals in networks of the types shown in FIGS. 2 and 4.

FIG. 7 shows more illustrative signals in networks of the types shown in FIGS. 2 and 4.

FIG. 8 shows still more illustrative signals in networks of the types shown in FIGS. 2 and 4.

FIG. 9 is a simplified schematic block diagram of a circuit which can be used on one of the programming devices in FIG. 2 or FIG. 4 in accordance with this invention.

FIG. 10 is a simplified schematic block diagram similar to FIG. 2 or FIG. 4 showing an alternate signalling scheme for programming data in accordance with this invention.

FIG. 11 shows illustrative signals in networks of the type shown in FIG. 10.

25 Detailed Description of the Preferred Embodiments

Although the invention is equally applicable to programming other types of programmable logic array devices, the invention will be fully understood from the following explanation of its application to programming programmable logic array devices of the general type shown in FIG. 1 (which depicts a structure like that shown in Cliff U.S. patent 5,237,219 and Cliff et al. U.S. patent 5,434,514, both of which are incorporated by reference herein). Programmable

logic array device 10, which is preferably a single integrated circuit, includes a shift register 20 having a plurality of serially connected shift register stages 20A-20m. (The letter "m" is used in FIG. 1 as a
5 general index limit which can have any desired value.) Programming data supplied to device 10 via lead DATA from an external programming data source is shifted into shift register 20 from left to right as viewed in FIG. 1 by clock pulses applied to lead DCLK. In
10 accordance with the present invention, the DCLK pulses also come from a source external to device 10. When register 20 is fully loaded, a signal supplied to the BCLK lead loads all the stages 30A-30m of register 30 in parallel from register 20. The BCLK signal may be
15 generated by device 10 itself based on counting the DCLK pulses and producing a BCLK pulse after each m DCLK pulses have been received. A count of m DCLK pulses indicates that register 20 is full and ready to be dumped to register 30. Dumping register 20 to
20 register 30 makes it possible for register 20 to immediately begin shifting in more programming data, while the data in register 30 is going in parallel into the programmable registers 40 of device 10 as will now be described.

25 Each stage of register 30 feeds data to an associated chain of programmable registers 40. For example, register stage 30A feeds the chain of registers that includes stages 40A1a through 40And (where again the letters "d" and "n" are used as index
30 limits which can have any desired values). These register chains may be so-called "first-in-first-out" or "FIFO" chains which progressively fill with data from the bottom (e.g., stage 40And) to the top (e.g., stage 40A1a). In other words, the first programming
35 data bit supplied to a chain from register 30 passes

down through all the stages of the chain to be stored in the bottom-most stage. Device 10 then cuts off the bottom-most stage so that the next programming data bit supplied to the chain from register 30 is stored in the next to bottom-most stage of the chain, which is then cut off from the stages above. This process continues until all the stages of registers 40 have been programmed. More detail regarding this type of FIFO chain programming will be found in above-mentioned Cliff U.S. patent 5,237,219.

Each stage of each register 40 controls some aspect of the programmable logic 50 of device 10. For example, register stages 40A1a-40A1d control various portions of the programmable logic in logic array block 50A1, while register stages 40A2a-40A2d control various portions of the programmable logic in logic array block 50A2. It will be understood that each of logic array blocks 50 is capable of performing any of several logic functions, depending in part on how it is controlled by the programming signals stored in the associated register 40 stages.

In addition to the elements described above, device 10 typically includes a network of conductors (not shown) for interconnecting logic array blocks 50 with one another and with input and output pins (also not shown) of device 10. An illustrative arrangement of such other elements is shown in Cliff et al. U.S. patent 5,260,611, which is also hereby incorporated by reference herein.

An illustrative network in accordance with this invention for applying programming data to one or more programmable logic array devices 10a, 10b, etc. (each of which can be like device 10 in FIG. 1) is shown in FIG. 2. Each of devices 10a, 10b, etc. is typically a separate integrated circuit. Each of

devices 100a, 100b, etc. is also typically a separate integrated circuit. For example, each of devices 100 may be a serial erasable programmable read only memory ("serial EPROM"). Device 100a is the main device of this kind. Device 100b is an auxiliary device which is included only if device 100a does not have enough capacity to store all the programming data needed to program all of the connected devices 10. As suggested by the dots on the left, additional auxiliary devices 100 may be included if needed to provide still more programming data storage capacity.

When power is first applied to devices 10 and 100, each of those devices pulls down on node N1 via its nSTATUS or nERR terminal until it is ready to operate. When each of devices 100 is no longer pulling down on node N1, each of those devices monitors (via its nERR terminal) the level of the signal at node N1. When all of the devices connected to node N1 are ready to operate and no device is pulling down on that node, the electrical potential of that node rises to VCC. This indicates to devices 100 that programming of devices 10 can begin.

Each of devices 10 also pulls down on node N2 via its CONDONE terminal until that device is fully programmed. As long as node N2 is low, device 100a is enabled to operate via its nCE input terminal. Each of devices 10 can detect when it is fully programmed, for example, by counting the number of DCLK pulses it has received since it was enabled via its nCE input terminal.

The nCONFIG signal is a reset type signal which can be used to initiate a re-programming of devices 10. For example, if programming of devices 10 were controlled by a microprocessor with the ability to select different programming data at different times

(e.g., to change the logic functions performed by devices 10), the microprocessor could apply an appropriate nCONFIG signal to devices 10 whenever re-programming is desired. Among the effects of an nCONFIG request for re-programming of devices 10 is that each of devices 10 again pulls down on node N2 via its CONDONE terminal. This can be used to signal the programming data source that devices 10 are ready to begin receiving new programming data. Other effects of an nCONFIG request for re-programming are (1) readying each device 10 to again begin counting DCLK pulses from a reset starting value, and (2) restoring the nCEO output signal of each device 10 to its initial unprogrammed value.

Device 10a is enabled to accept programming data at all times because its nCE input terminal is tied to ground. Until each device 10 is fully programmed, that device applies to the nCE input terminal of the next device in the series of devices 10 an input signal that prevents the next device from accepting programming data. Devices 10 are therefore programmed one after another in order, beginning with device 10a.

When device 10a is enabled by node N1 being high while node N2 is low, device 10a begins issuing clock signals on its DCLK output lead, as well as issuing programming data bits (synchronized with the DCLK pulses) on its DATA output lead. These data and clock signals are respectively applied to the DATA and DCLK input terminals of all of devices 10. At first, however, only device 10a responds to these signals because only device 10a has a chip enabling signal applied to its nCE input terminal. Thus only device 10a operates as described above in connection with

FIG. 1 to take in the programming data and make use of that data for programming itself.

Once device 10a is fully programmed, it cannot respond to any more programming data even though more such data and DCLK pulses may be applied to it. As soon as device 10a is fully programmed, it applies a chip enabling signal to the nCE input terminal of device 10b. This enables device 10b to begin to take in the programming data applied to its DATA input terminal at the DCLK rate. This begins the programming of device 10b. When device 10b is fully programmed, it produces an nCEO output signal suitable for enabling the next device 10 to begin accepting programming data. (The possible presence of such further devices 10 is indicated by the dots extending to the right in FIG. 2.) The process of successively programming devices 10 continues until all of those devices have been fully programmed. Node N2 then rises to VCC, thereby disabling device 100a and any other devices 100 in the network. For example, when thus disabled, device 100a stops issuing DCLK signals and otherwise goes into a state in which it consumes little or no power. (Via the nCEO-nCE connection chain between devices 100, any other device(s) 100 in the network are similarly placed in a low or no power state when node N2 rises to VCC.)

It should be noted that all of devices 10 is fully also monitor (via their CONDONE terminals) the level of the node N2 signal. When node N2 rises to VCC, each of devices 10 responds by preparing to begin normal operation as a logic device. This may include such conventional operations as resetting various clocks and counters, releasing the reset on various registers, and enabling output drivers.

If more data is required to program devices 10 than can be produced by one device 100, then device 100a is supplemented by additional devices such as 100b. As long as device 100a is applying data to the data bus of the network, device 100a applies to the nCE input terminal of device 100b a high signal which disables device 100b. (Each device 100 also applies such a high signal to the adjacent device 100 as long as the signal applied to its nCE input terminal is high.) Device 100b also receives the DCLK output signal of device 100a, but device 100b cannot and does not respond to that signal until it is enabled by a chip enabling signal applied to its nCE input terminal.

When device 100a has applied the last of its data to its DATA output terminal, it changes the state of the signal applied to the nCE terminal of device 100b. This enables device 100b to begin responding to the applied DCLK signal, which device 100a continues to produce at the same rate. Device 100b then begins to output its data via its DATA output terminal at the DCLK rate. The data from device 100b therefore becomes a continuation of the data stream from device 100a and programming of devices 10 accordingly continues on the basis of that data.

If even more programming data is required than can be held by devices 100a and 100b, the series of devices 100 can be extended to as many as are required to hold all the necessary data. Device 100b applies a chip enabling signal to the nCE terminal of the next device 100 after it has output all of its data. The next device 100 is thereby enabled to respond to continued DCLK pulses from device 100a and to begin outputting its data via its DATA output terminal.

It will be apparent from the foregoing that there is no required correlation between the relative sizes of devices 10 and devices 100, although it is preferred for each transition from one device 100 to the next to occur at the end of a "frame" of data. (A "frame" of data is the data required to fill register 20. There may be a small delay in the start-up of each successive device 100. To cope with this, each device 100 initially outputs a few dummy data values (e.g., a series of binary ones) which are ignored by the device 10 being programmed. To facilitate ignoring such dummy data it preferably occurs between frames of data rather than in the midst of a frame of data. Thus it is preferred that transitions between devices 100 occur between frames of real programming data.) Except for the possible minor constraint explained in the immediately preceding parenthetical, the transitions between deriving programming data from successive devices 100 can occur at any times relative to the transitions between programming successive devices 10. For example, programming data may stop coming from device 100a and start coming from device 100b at the end of a frame of data halfway through the programming of device 10b. The programming networks of this invention are therefore highly modular and flexible with regard to device sizes. Devices 10 of any size(s) can be used with devices 100 of any size(s), again bearing in mind the preference for transitions from one device 100 to the next device 100 at the end of a frame of data.

FIG. 3 shows an alternative embodiment 10' of programmable logic array device 10 which can be programmed more rapidly than device 10. In device 10' shift register 20' has several data input terminals 20 through DN spaced equally along its length. For

example, if shift register 20' has 100 stages (from stage 0 at the left to stage 99 at the right), and if $N=9$, then data input terminal D0 is at stage 0, terminal D1 is at stage 10, terminal D2 is at stage 20, and so on through input terminal D9 at stage 90. Register 20' receives data in parallel at its several data input terminals and shifts that data to the right at the DCLK rate. (Data is not shifted from the left into shift register stages having inputs D0-DN. Thus shift register 20' may alternatively be $N+1$ separate shift registers, each having a respective one of inputs D0-DN.) Accordingly, the time required to fill register 20' from its several data input terminals is only $1/(N+1)$ the time required to fill register 20 in FIG. 1 from its single data input terminal. In other respects device 10' can be identical to device 10. Thus each time device 10' detects (e.g., by counting DCLK pulses that have been received) that register 20' contains data that is all new since the last BCLK pulse, device 10' applies a BCLK pulse to register 30. As in device 10, this causes register 30 to accept in parallel all the data contained in register 20'. Register 20' is thereby freed to begin accepting new data via its D0-DN input terminals, while the data in register 30 is used to program the main portion 40/50 of device 10' as described above in connection with FIG. 1.

FIG. 4 shows how the network of FIG. 2 can be modified for programmable logic array devices 10' of the type shown in FIG. 3. Instead of one data input terminal as in FIG. 2, each device 10a', 10b', etc. in FIG. 4 has $N+1$ data input terminals. Similarly, each device 100a', 100b', etc. in FIG. 4 has $N+1$ data output terminals rather than one such terminal as in FIG. 2. (Alternatively, each of devices 100' could be $N+1$

serial devices arranged in parallel.) Thus one of devices 100' outputs N+1 programming data bits in parallel during each DCLK pulse interval, and one of devices 10' inputs those data bits during that interval. The data bus in FIG. 4 is therefore N+1 conductors wide, rather than being a single conductor as in FIG. 2. In all other respects the network of FIG. 4 may be constructed and may operate exactly as described above in connection with FIG. 2.

10 A typical signal sequence in FIG. 2 or FIG. 4 when only one device 100a or 100a' is needed to program device(s) 10 or 10' is shown in FIG. 5. (The nCE and nCEO signals shown in FIG. 5 are those associated with device 100a or 100a'.) At 120 all of devices 10 and 15 100a or 10' and 100a' have signalled that they are ready to begin the programming process. The level of the signal at node N1 therefore rises to VCC. Device 100a or 100a' responds by beginning to produce synchronized DCLK and DATA output signals. Each DATA 20 signal pulse in FIG. 1 represents either a bit of data (in the case of networks of the type shown in FIG. 2) or a word of data (in the case of networks of the type shown in FIG. 4).

Assuming that n bits or words of data are 25 required to fully program device(s) 10 or 10', when device 100a or 100a' outputs the last bit or word, device(s) 10 or 10' detect that they are filled and allow the signal at node N2 to rise to VCC as shown at 122 in FIG. 5. Device 100a or 100a' then produces a few more (e.g., 16) DCLK pulses. If no error 30 conditions are detected during those further DCLK pulses, the programming process has been completed successfully and device 100a or 100a' switches to the low or no power mode described above. (Examples of

error conditions are discussed below in connection with
FIGS. 7 and 8.)

FIG. 6 illustrates a typical signalling
sequence in FIG. 2 or FIG. 4 when two or more devices
5 100 or 100' are required to produce the data needed to
program the device(s) 10 or 10' in the network. In
FIG. 6 the upper signals nCE, DCLK, DATA, and nCEO are
associated with device 100a or 100a', while the lower
signals nCE, DCLK, DATA, and nCEO are associated with
10 device 100b or 100b'. FIG. 6 assumes that all of the
devices 100 or 100' in a network are constructed
identically, for example, with the capability of
producing a DCLK signal. As described above, however,
only the main device 100a or 100a' actually produces
15 the DCLK signal.

Considering FIG. 6 now in more detail,
transition 120 is identical to transition 120 in
FIG. 5. Immediately after transition 120, each device
100 or 100' detects whether it is the main device of
20 that type or an auxiliary device of that type. This
determination can be made on the basis of the level of
the applied nCE signal when transition 120 occurs. The
device 100 or 100' with the low nCE signal at
transition 120 is the main device 100a or 100a'.
25 Devices 100 or 100' with a high nCE signal at
transition 120 are auxiliary devices like 100b or
100b'. Thus in FIG. 6 the device 100a or 100a'
associated with the upper signals nCE, DCLK, DATA, and
nCEO determines that it is the master device and begins
30 producing synchronized DCLK and DATA pulses shortly
after transition 120 as described above in connection
with FIG. 5.

When device 100a or 100a' is about to produce
its last bit (FIG. 2) or word (FIG. 4) of data m,
35 device 100a or 100a' causes its nCEO output signal to

transition from high to low as shown at 130. This causes a similar transition 132 in the nCE input signal of first auxiliary device 100b or 100b'. Device 100a or 100a' then produces its final data output m and thereafter stops producing data. However, device 100a or 100a' continues to produce DCLK output pulses, and device 100b or 100b' begins to respond to those pulses by producing DATA signals m+1, m+2, etc. in synchronism with the DCLK pulses from device 100a or 100a'.

After device 100b or 100b' has produced its last data n, the device(s) 10 or 10' in the network signal a full condition by allowing the nCE signal applied to device 100a or 100a' to rise to VCC as shown at 122. This causes device 100a or 100a' to raise its nCEO output signal to VCC as shown at 134, which similarly raises the nCE input signal of device 100b or 100b' to VCC as shown at 136. Device 100b or 100b' is thereby placed in a low or no power mode, and after a predetermined number of further clock pulses from device 100a or 100a', that device also enters a low or no power mode.

If desired, the apparatus shown in FIGS. 1-4 may include various types of programming error detection signalling. For example, FIG. 7 shows any of devices 10 or 10' using the level of the signal at node N1 to indicate that it has detected a programming error. Devices 100 or 100' respond to such an indication by stopping and restarting the programming operation.

With more detailed reference to FIG. 7, at 150 (similar to 120 in FIG. 5 or FIG. 6) the signal at node N1 (FIG. 2 or FIG. 4) goes high, indicating that all of devices 10 and 100 or 10' and 100' are ready for programming to begin. The nCE signal is also low, indicating that devices 10 or 10' are as yet

unprogrammed. Shortly after transition 150, device 100 or 100' begins to output synchronized DCLK and DATA signals. The successive bits (FIG. 2) or words (FIG. 4) of DATA are numbered 1, 2, 3, ... n, n+1, etc. in FIG. 7. At time 152 one of devices 10 or 10' detects that it has not received correct programming data or that something else has gone wrong with the programming process. That device 10 or 10' therefore uses its nSTATUS terminal to lower the level of the signal at node N1. This is detected by devices 100 or 100' via their nERR terminals. Devices 100 or 100' therefore shortly thereafter cease outputting DCLK and DATA signals and reset themselves to prepare to restart the programming process. All of devices 10 or 10' also detect that the level of the signal at node N1 has been pulled down. Devices 10 or 10' therefore also all reset themselves to prepare for the restarting of the programming process.

After a suitable time-out interval, the device 10 or 10' that detected the programming error and caused transition 152 allows the nSTATUS/nERR signal to again rise to VCC as shown at 154. Transition 154 is like transition 150, and so shortly thereafter device 100 or 100' again begins outputting synchronized DCLK and DATA signals, beginning again with the programming data at the start of the programming data sequence.

Another example of programming error detection signalling that may be used in systems of the type shown in FIGS. 2 or 4 is illustrated by FIG. 8. The first portion of FIG. 8 is identical to FIG. 7, except that FIG. 8 additionally shows a counter which is preferably located on device 100a or 100a' for counting the number of data bits (FIG. 2) or words (FIG. 4) that have been output by devices 100 or 100'.

Assuming that the entire program consists of n bits or words, when that amount of data has been output, the counter reaches a count of n and devices 100 or 100' stop outputting data. Device 100a or 100a' then waits a predetermined number of DCLK cycles for the signal at node N2 to rise to VCC. As described above, devices 10 or 10' should allow this to happen when each of those devices recognizes that it is fully programmed. However, if for any reason one of devices 10 or 10' has not been fully programmed, it does not allow the level of the signal at node N2 to rise to VCC. If the above-mentioned predetermined number of DCLK cycles passes without the signal at node N2 rising to VCC, this is detected by device 100a or 100a' via that device's nCE terminal. Device 100a or 100a' then knows that one of devices 10 or 10' was not fully programmed and that the programming process should be repeated. Device 100a or 100a' therefore pulls down the signal at node N1 as shown at 160. This resets all of devices 10 and 100 or 10' and 100'. After a predetermined time-out interval, device 100a or 100a' allows the signal to transition back to VCC as shown at 162, which restarts the programming process as at transition 150.

In order to facilitate programming of programmable logic array devices 10 or 10' having different speed capabilities, device 100a or 100a' may include a DCLK circuit having a programmably adjustable clock rate. An illustrative embodiment 200 of such a circuit is shown in FIG. 9. A signal pulse propagates repeatedly around the closed loop made up of inverters 210a-210w, although it will be understood that the number of inverters in this loop is arbitrary and that some of the inverters may sometimes be switched out of use as will be more fully explained below. The loop of inverters 210 is tapped at one location by inverters

220 to produce the DCLK output signal. The clock rate of the DCLK signal is determined by the time required for a signal to propagate all the way around the inverter loop.

5 In order to adjust the DCLK rate, several groups of inverters 210 can be short-circuited to effectively remove them from the inverter loop. For example, inverters 210a-210d can be short-circuited by closing switch 230a. Switch 230b is opened whenever
10 switch 230a is closed to avoid having more than one path around the inverter loop at any one time. Similarly, inverters 210e and 210f can be short-circuited by closing switch 230c and opening switch 230d. Inverters 210r and 210s can be short-circuited
15 by closing switch 230e and opening switch 230f. Inverters 210t-210w can be short-circuited by closing switch 230g and opening switch 230h. A programmable register 240 on device 100a or 100a' controls the status of switches 230. Stage R1 of register 240
20 controls the status of switches 230a and 230b in complementary fashion. Stage R2 of register 240 similarly controls the status of switches 230c and 230d. Stage R3 of register 240 controls the status of switches 230e and 230f. And stage R4 of register 240
25 controls the status of switches 230g and 230h.

From the foregoing, it will be apparent that the clock rate of the DCLK signal can be adjusted by appropriately programming register 240. For example, if the "normal" clock rate is the result of having
30 inverters 210a-210f in the circuit, but having inverters 210r-210w short-circuited, the following table indicates how the clock rate can be increased (fewer inverter delays) or decreased (more inverter delays) from the normal rate:

Table I

	Clock Rate (Number of Inverter Delays Minus or Plus from Normal)	VALUES, WHEN TOTAL AMOUNT OF DCLK HAS BEEN	
		Open Switches <u>230</u>	Closed Switches <u>230</u>
			Register 240 <u>Data</u>
5	-6 (faster clock rate)	b,d,f,h	a,c,e,g 0011
	-4	b,c,f,h	a,d,e,g 0111
10	-2	a,d,f,h	b,c,e,g 1011
	normal	a,c,f,h	b,d,e,g 1111
	+2	a,c,e,h	b,d,f,g 1101
	+4	a,c,f,g	b,d,e,h 1110
15	+6 (slower clock rate)	a,c,e,g	b,d,f,h 1100

Device 100a or 100a' can be programmed via the register 240 to produce a slower DCLK rate when the programmable logic array devices 10 or 10' being programmed are relatively slow. Device 100a or 100a' can be programmed to produce a faster DCLK rate when the programmable logic array devices 10 or 10' being programmed are relatively fast. This facilitates providing one type of device 100a or 100a' that is suitable for programming a wide range of devices 10 or 10'.

FIGS. 10 and 11 show another type of programming signalling that can be used in accordance with this invention if desired. In FIG. 10 each of devices 310a, 310b, etc., can be similar to a device 10 in FIG. 2 or a device 10' in FIG. 4. Device 400 can be similar to device 100a in FIG. 2 or device 100a' in FIG. 4. Instead of producing a DCLK signal, however device 400 produces a data available ("DAV") signal transition 420 a short time after each possible

transition 410 in the programming DATA signal. The DAV output signal of device 400 is applied to the DAV input terminal of each of devices 310. A short time after receiving each DAV signal transition 420, the device
5 310 currently being programmed shifts in the DATA signal currently being applied to its DATA input terminal. Then the device 310 currently being programmed produces a data acknowledge ("DACK") signal transition 430 to acknowledge that it has received the
10 DATA signal. The DACK signal is applied to device 400. After receiving each DACK signal transition 430, device 400 causes the DAV signal to transition (as at 422) back to its original condition. The device 310 currently being programmed detects each DAV signal
15 transition 422 and responds shortly thereafter by causing the DACK signal to transition (as at 432) back to its original condition. Device 400 detects each DACK signal transition 432 and shortly thereafter (at 410) begins to output the next DATA signal pulse. This
20 begins the next sequence of DAV and DACK signal transitions 420, 430, 422, and 432.

An advantage of the signalling scheme illustrated by FIGS. 10 and 11 is that the programming data source device 400 automatically adjusts to
25 whatever speed the device currently being programmed is capable of receiving programming data at. Without this type of signalling scheme, programming device 400 must be set to send out data no faster than the slowest device 310 that may need to be programmed. If, as is
30 often the case, different devices 310 may be able to accept programming data at different speeds, this will mean that device 400 will have to be set to operate more slowly than many devices 310 are capable of having it operate. The result will be slower average
35 programming time. By using the signalling technique

illustrated by FIGS. 10 and 11, each device 310 is automatically programmed at whatever speed it can accept data. This will shorten programming time for many devices 310.

5 Except as described above, the apparatus of FIG. 10 may be constructed and operate as previously described in connection with FIG. 2 or FIG. 4. Thus the DATA bus in FIG. 10 may be either a single lead (as in FIG. 2) or several parallel leads (as in FIG. 4).

10 It will be understood that the foregoing is
only illustrative of the principles of this invention,
and that various modifications can be made by those
skilled in the art without departing from the scope and
spirit of the invention. For example, logic devices 10
15 and 10' can have other, conventional, internal
organizations of their programming and logic circuitry
(e.g., elements 40 and 50 in FIG. 1). As another
example of modifications within the scope of the
invention, a microprocessor can be used in place of
20 devices 100 or 100' in networks of the type shown in
FIGS. 2 and 4.

The Invention Claimed Is:

1. Apparatus for programming a plurality of programmable, integrated circuit, logic array devices arranged in an ordered sequence comprising:

a source of serial programming data synchronized with a programming clock signal which is also provided by said source, said source being external to all of said logic array devices;

a data bus for applying said serial programming data to all of said logic array devices in parallel;

a clock bus for applying said clock signal to all of said logic array devices in parallel; and

a chip enable connection from each of said logic array devices to the next of said logic array devices in said ordered sequence, each of said logic array devices applying a chip enable signal to the chip enable connection to the next of said logic array devices only after said logic array device applying said chip enable signal has been fully programmed by said serial programming data, and each of said logic array devices being enabled for programming by said serial programming data by receipt of said chip enable signal from the preceding logic array device in said ordered sequence.

2. The apparatus defined in claim 1 wherein: said source comprises a plurality of programming data memory devices arranged in an ordered series, each of said memory devices being capable of serially outputting, in synchronism with said clock signal, programming data stored in said memory device, each of said memory devices outputting its programming data via a data output terminal of said memory device, wherein

said data bus is connected to said data output terminals of all of said memory devices, wherein said clock bus is connected to all of said memory devices, and wherein said source further comprises a device enable connection from each of said memory devices to the next of said memory devices in said ordered series, each of said memory devices applying a device enable signal to the device enable connection to the next of said memory devices only after said memory device applying said device enable signal has output all of its programming data, and each of said memory devices being enabled to output its programming data by receipt of said device enable signal from the preceding memory device in said ordered sequence.

3. The apparatus defined in claim 1 wherein said serial programming data comprises a plurality of parallel data streams, and wherein said data bus comprises a plurality of parallel conductors, each of said conductors carrying a respective one of said data streams.

4. The apparatus defined in claim 1 wherein said data bus is external to said logic array devices.

5. The apparatus defined in claim 1 wherein said clock bus is external to said logic array devices.

6. The apparatus defined in claim 1 wherein each of said logic array devices has a control output terminal for producing a control output signal when said logic array device is fully programmed, and wherein said source switches to a low power mode in response to said control output signal being output by all of said logic array devices.

7. The apparatus defined in claim 1 wherein each of said logic array devices has a control output terminal for producing a control output signal indicating when said logic array device is ready to begin receiving programming data, and wherein said source begins to output said programming data in response to said control output signal being output by all of said logic array devices.

8. The apparatus defined in claim 7 wherein said source has an input terminal for monitoring the absence of said control output signal from any of said logic array devices and for resetting said source in response to said absence so that said source will begin to output said programming data when all of said logic array devices are outputting said control output signal.

9. A programmable logic array integrated circuit device comprising:

a plurality of shift registers, each of which has a plurality of stages arranged in an ordered sequence;

a plurality of programming data input terminals, each of said terminals being connected to a first stage of a respective one of said shift registers, and each of said shift registers shifting programming data from its first stage through all of its stages in said ordered sequence;

a buffer register having a plurality of stages, each stage of said buffer register being connected to a respective one of said shift register stages, said buffer register receiving programming data in parallel from all of said shift register stages; and

programming registers for receiving said programming data from said buffer register and for storing said programming data in order to program said logic array devices.

10. The apparatus defined in claim 9 further comprising:

a source of programming data external to said logic array device, said source providing said programming data in a plurality of parallel streams of serial data synchronized with a clock signal which is also provided by said source, each of said streams being connected to a respective one of said programming data input terminals, and all of said shift registers shifting in synchronism with said clock signal.

11. The apparatus defined in claim 10 wherein said logic array device is one of a plurality of such devices arranged in an ordered series, wherein each of said streams is connected in parallel to a respective one of said programming data input terminals of each of said logic array devices, wherein said clock signal is applied in parallel to all of said logic array devices, and wherein each of said logic array devices has an output terminal for producing an output signal which enables the next logic array device in said ordered series to begin responding to said programming data when the logic array device producing said output signal is fully programmed.

12. The apparatus defined in claim 11 wherein said source comprises a plurality of programming data memory devices arranged in an ordered sequence, each of said memory devices being capable of serially outputting a plurality of parallel streams of

serial programming data synchronized with said clock signal, each of said streams from each of said memory devices being connected in parallel with a respective one of said streams from each of the other memory devices to produce a respective one of said streams from said source, and each of said memory devices having a control output terminal for producing a control output signal which enables the next memory device in said ordered series to begin outputting its programming data when the memory device producing said control output signal has output all of its programming data.

13. The apparatus defined in claim 12 wherein said streams are conveyed in parallel from each of said memory devices to each of said logic array devices by data bus conductors that are external to all of said memory devices and all of said logic array devices.

14. The apparatus defined in claim 13 wherein said clock signal is conveyed in parallel to all of said logic array devices by a clock bus conductor that is external to all of said memory devices.

15. In apparatus for programming a programmable, integrated circuit, logic array device with serial programming data that is synchronized with a clock signal, a circuit for producing said clock signal comprising:

a plurality of signal transmitting elements connected in a closed loop series, each of said elements transmitting a signal applied to it after a predetermined time delay, said clock signal being

derived at a predetermined point in said loop from a signal recirculating around said loop;

a shunt circuit connected in parallel with at least one of said elements for selectively transmitting a signal around the element which is in parallel with said shunt circuit; said shunt circuit transmitting said signal with substantially less time delay than said element which is in parallel with said shunt circuit, said shunt circuit including switches for determining whether said shunt circuit or the element which is in parallel with said shunt circuit transmits a signal to the next element in said ordered series after said element which is in parallel with said shunt circuit; and

a programmable register for storing data for controlling said switches.

16. The apparatus defined in claims 15 wherein each of said elements comprises an inverter.

17. The apparatus defined in claim 16 wherein said shunt circuit is connected in parallel with an integral multiple of two of said elements.

18. The method of programming a programmable logic array integrated circuit device from a source of programming data and control signals comprising the steps of:

outputting a programming data signal from said source, said data signal being applied to said programmable logic array integrated circuit device;

after said source has begun to output said data signal and while said source is still outputting said data signal, outputting a data

available signal from said source, said data available signal being applied to said programmable logic array integrated circuit device;

detecting said data available signal at said programmable logic array integrated circuit device;

accepting said data signal at said programmable logic array device after detecting said data available signal;

after said accepting step, outputting a data acknowledge signal from said programmable logic array integrated circuit device, said data acknowledge signal being applied to said source;

detecting said data acknowledge signal at said source;

terminating said data available signal;

terminating said data acknowledge signal; and

repeating all of the foregoing steps to transmit successive data signals from said source to said programmable logic array integrated circuit device.

19. The method defined in claim 18 wherein said step of terminating said data available signal is performed in response to detecting said data acknowledge signal.

a source of programming
said logic array device, said source

20. The method defined in claim 18 wherein said step of terminating said data acknowledge signal comprises the steps of:

detecting termination of said data available signal at said programmable logic array integrated circuit; and

terminating said data acknowledge signal
after detecting termination of said data available
signal.

21. The method defined in claim 18 wherein
said repeating step is preceded by the steps of:
detecting termination of said data
acknowledge signal at said source; and
terminating said data signal after
detecting termination of said data acknowledge signal.

22. The method defined in claim 20 further
comprising, after said step of terminating said data
acknowledge signal, the steps of:
detecting termination of said data
acknowledge signal at said source; and
terminating said data signal after
detecting termination of said data acknowledge signal.

logic array integrated circuit device
programming data and control signals

AMENDMENTS TO THE CLAIMS HAVE BEEN FILED AS FOLLOWS:

1. A programmable logic array integrated circuit device comprising:

a plurality of shift registers, each of which has a plurality of stages arranged in an ordered sequence;

a plurality of programming data input terminals, each of said terminals being connected to a first stage of a respective one of said shift registers, and each of said shift registers shifting programming data from its first stage through all of its stages in said ordered sequence;

a buffer register having a plurality of stages, each stage of said buffer register being connected to a respective one of said shift register stages, said buffer register receiving programming data in parallel from all of said shift register stages; and

programming registers for receiving said programming data from said buffer register and for storing said programming data in order to program said logic array devices.

2. The apparatus defined in claim 1 further comprising:

a source of programming data external to said logic array device, said source providing said programming data in a plurality of parallel streams of serial data synchronized with a clock signal which is also provided by said source, each of said streams being connected to a respective one of said programming data input terminals, and all of said shift registers shifting in synchronism with said clock signal.

3. The apparatus defined in claim 2 wherein said logic array device is one of a plurality of such devices arranged in an ordered series, wherein each of said streams is connected in parallel to a respective one of said programming data input terminals of each of said logic array devices, wherein said clock signal is applied in parallel to all of said logic array devices, and wherein each of said logic array devices has an output terminal for producing an output signal which enables the next logic array device in said ordered series to begin responding to said programming data when the logic array device producing said output signal is fully programmed.

4. The apparatus defined in claim 3 wherein said source comprises a plurality of programming data memory devices arranged in an ordered sequence, each of said memory devices being capable of serially outputting a plurality of parallel streams of serial programming data synchronized with said clock signal, each of said streams from each of said memory devices being connected in parallel with a respective one of said streams from each of the other memory devices to produce a respective one of said streams from said source, and each of said memory devices having a control output terminal for producing a control output signal which enables the next memory device in said ordered series to begin outputting its programming data when the memory device producing said control output signal has output all of its programming data.

5. The apparatus defined in claim 4 wherein said streams are conveyed in parallel from each of said memory devices to each of said logic array devices by

data bus conductors that are external to all of said memory devices and all of said logic array devices.

6. The apparatus defined in claim 5 wherein said clock signal is conveyed in parallel to all of said logic array devices by a clock bus conductor that is external to all of said memory devices.



Application No: GB 9910819.3
Claims searched: 1-6 (filed 10.5.99)

Examiner: Mike Davis
Date of search: 24 May 1999

said logic array device is one of a plural

Patents Act 1977
Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK Cl (Ed.Q): G4H (HU)

Int Cl (Ed.6): H03K

Other:

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
	None	

any device arranged in a ordered set

each of said streams from each of said me-

each of said streams from each of said me-

source; and each of said memory devices has

control output terminal for producing a

when the memory device producing said

- X Document indicating lack of novelty or inventive step
Y Document indicating lack of inventive step if combined with one or more other documents of same category.
& Member of the same patent family

- A Document indicating technological background and/or state of the art.
P Document published on or after the declared priority date but before the filing date of this invention.
E Patent document published on or after, but with priority date earlier than, the filing date of this application.



P.B.5818 - Patentlaan 2
2280 HV Rijswijk (ZH)
☎ +31 70 340 2040
TX 31651 epo nl
FAX +31 70 340 3016

Europäisches Patentamt

Zweigstelle
in Den Haag
Recherchen-
abteilung

European Patent Office

Branch at
The Hague
Search
division

Office européen des brevets

Département à
La Haye
Division de la
recherche

Billington, Lawrence Emlyn
Haseltine Lake & Co.,
Imperial House,
15-19 Kingsway
London WC2B 6UD
GRANDE BRETAGNE

HASELTINE LAKE LONDON
ACKNOWLEDGEMENT
RECEIVED WITH THANKS
19 JAN 2004
ORIG TO
COPY

HASELTINE LAKE	LEEDS
ACKNOWLEDGEMENT	
20 JAN 2004	
ORIG TO	RECORDS
COPY TO	RENEWALS

Datum/Date
RECORDED
20.01.04

Zeichen/Ref./Réf.
HL79055/002/LEB

Anmeldung Nr./Application No./Demande n°/Patent Nr./Patent No./Brevet n°
01305381.4-2205-

Anmelder/Applicant/Demandeur/Patentinhaber/Proprietor/Titulaire
Aky Limited

COMPUTED
19 JAN 2004
NOTED

COMMUNICATION

The European Patent Office herewith transmits as an enclosure the European search report for the above-mentioned European patent application.

If applicable, copies of the documents cited in the European search report are attached.

☐ Additional set(s) of copies of the documents cited in the European search report is (are) enclosed as well.

The following specifications given by the applicant have been approved by the Search Division:

☒ abstract

☒ title

☐ The abstract was modified by the Search Division and the definitive text is attached to this communication.

The following figure will be published together with the abstract:

1

LEEDS ADMIN	
Due Date	
Reminder Date	
Initials	
CC	

REFUND OF THE SEARCH FEE

If applicable under Article 10 Rules relating to fees, a separate communication from the Receiving Section on the refund of the search fee will be sent later.





DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
AK Y	US 4 672 671 A (KENNEDY BRUCE L) 9 June 1987 (1987-06-09) * column 1, line 8 - column 6, line 9 * * column 7, line 15 - column 9, line 56 * * column 14, line 2 - column 17, line 64 * * figures 1-11,13-15 *	1-30	H04R3/00
AN Y	US 5 887 165 A (HUNTER IAN W ET AL) 23 March 1999 (1999-03-23) * column 1, line 13 - column 5, line 44 * * figure 1 *	1-30	
AP Y	GB 2 333 626 A (ALTERA CORP) 28 July 1999 (1999-07-28) * page 1, line 4 - page 2, line 27 *	6	
AM Y	US 5 765 027 A (SHI CHIH-CHUNG ET AL) 9 June 1998 (1998-06-09) * column 1, line 10 - line 14 * * column 2, line 20 - line 29 * * figure 1 *	6	
AO Y	US 5 937 070 A (CLIFTON SCOTT ET AL) 10 August 1999 (1999-08-10) * column 1, line 17 - column 2, line 59; figures 11,12 *	10	H03F G06F H04R
AL Y	US 5 467 400 A (KEIR BRUCE) 14 November 1995 (1995-11-14) * column 1, line 6 - line 62 *	16	

TECHNICAL FIELDS
SEARCHED (Int.Cl.7)

The present search report has been drawn up for all claims

Place of search

MUNICH

Date of completion of the search

14 January 2004

Examiner

Peirs, K

CATEGORY OF CITED DOCUMENTS

X : particularly relevant if taken alone
Y : particularly relevant if combined with another document of the same category
A : technological background
O : non-written disclosure
P : intermediate document

T : theory or principle underlying the invention
E : earlier patent document, but published on, or after the filing date
D : document cited in the application
L : document cited for other reasons

& : member of the same patent family, corresponding document

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 30 5381

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

14-01-2004

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4672671 A	09-06-1987	NONE	
US 5887165 A	23-03-1999	EP 0978051 A1 JP 2000513523 T WO 9749042 A1	09-02-2000 10-10-2000 24-12-1997
GB 2333626 A	28-07-1999	US 5543730 A GB 2300948 A ,B US 5680061 A US 6191608 B1 US 6184705 B1	06-08-1996 20-11-1996 21-10-1997 20-02-2001 06-02-2001
US 5765027 A	09-06-1998	NONE	
US 5937070 A	10-08-1999	JP 6503897 T WO 9205538 A1	28-04-1994 02-04-1992
US 5467400 A	14-11-1995	WO 9213388 A1	06-08-1992